

### Linear Algebra on the GPU

m) = (

**SHARCNET**<sup>™</sup>.

Pawel Pomorski, *HPC Software Analyst* SHARCNET, University of Waterloo



### Overview

- Brief introduction to GPUs
- CUBLAS and MAGMA libraries
- Developing efficient linear algebra code for the GPU case study of matrix transpose

# #1 system on Fall 2012 TOP500 list - Titan

**R C** N E T<sup>™</sup>



Oak Ridge National Labs - operational in October 2012 18,688 Opteron 16-core CPUs 18,688 NVIDIA Tesla K20 **GPUs** 17.6 peta FLOPS



### GPUs at Compute Canada

2 large, brand new clusters opened in June, 2017

Graham (University of Waterloo) includes:

160 GPU nodes (each 32 core, 128 GB RAM, 2 Tesla P100 GPUs)

Cedar (Simon Fraser University) includes:

114 GPU nodes (each 32 core, 128 GB RAM, 4 Tesla P100 GPUs)plus large memory nodes32 GPU nodes (each 32 core, 256 GB RAM, 4 Tesla P100 GPUs)

Older, smaller GPU systems still available

SHARCNET seminar 2017



## Why are GPUs fast?

Different paradigm, data parallelism (vs. task parallelism on CPU)

Stream processing, hardware capable of launching MANY threads

However, GPUs also have significant limitations and not all code can run fast on them

If a significant portion of your code cannot be accelerated, your speedup will be limited by Amdahl's Law

Low price of the CPU makes "supercomputing at home" possible


# Comparing GPUs and CPUs

#### • CPU

- "Jack of all trades"
- task parallelism (diverse tasks)
- minimize latency
- multithreaded
- some SIMD
- GPU
  - excel at number crunching
  - data parallelism (single task)
  - maximize throughput
  - super-threaded
  - large-scale SIMD

Control	ALU	ALU
	ALU	ALU
Cache		
DRAM		

C N E T<sup>™</sup>



### How to get running on the GPU?

C N E T<sup>™</sup>

- Easiest case: the package you are using already has a GPUaccelerated version. No programming needed.
- Medium case: your program spends most of its time in library routines which have GPU accelerated versions. Use libraries that take advantage of GPU acceleration. Small programming effort required.
- Hard case: You cannot take advantage of the easier two possibilities, so you must convert some of your code to CUDA or OpenCL
- Newly available OpenACC framework is an alternative that should make coding easier.


# ('mu)=label\_list(iev)=1; se(siumn) = / SHARCNET

## Speedup

- What kind of speedup can I expect?
  - -0x 2000x reported
  - -10x 80x considered typical
  - ->= 30x considered worthwhile (if coding required)
  - maximum 5-10x speedup for fully optimized libraries
- Speedup depends on
  - problem structure
    - need many identical independent calculations
    - preferably sequential memory access
  - level of intimacy with hardware
  - time investment

# Be aware of memory bandwidth bottlenecks

NET




- The connection between CPU and GPU has low bandwidth
- need to minimize data transfers
- important to use asynchronous transfers if possible (overlap computation and transfer)
- good idea to test bandwidth (with tool from SDK)

## CUDA programming model

- The main CPU is referred to as the *host*
- The compute device is viewed as a *coprocessor* capable of executing a large number of lightweight threads in parallel
- Computation on the device is performed by *kernels*, functions executed in parallel on each data element
- Both the host and the device have their own *memory* 
  - the host and device cannot directly access each other's memory, but data can be transferred using the runtime API
- The host manages all memory allocations on the device, data transfers, and the invocation of kernels on the device

### GPU as coprocessor



Kernel execution is asynchronous

NET

Asynchronous memory transfers also available

- Basic paradigm
  - host uploads inputs to device
  - host remains busy while device performs computation
    - prepare next batch of data, process previous results, etc.
  - host downloads results
- Can be iterative or multi-stage

## Language and compiler

- CUDA provides a set of extensions to the C programming language
  - new storage quantifiers, kernel invocation syntax, intrinsics, vector types, etc.

HARCNET

- CUDA source code saved in .cu files
  - host and device code and coexist in the same file
  - storage qualifiers determine type of code
- Compiled to object files using nvcc compiler
  object files contain executable host and device code
- Can be linked with object files generated by other C/C++ compilers

# Compiling

- nvcc -arch=sm\_60 -O2 program.cu -o program.x
- -arch=sm\_60 means code is targeted at Compute Capability 6.0 architecture (on graham and cedar)
- -O2 optimizes the CPU portion of the program
- There are no flags to optimize CUDA code
- Various fine tuning switches possible
- Cluster have module installed to provide CUDA environment. See what it does by executing: module show cuda
- add -lcublas to link with CUBLAS libraries

## Linear algebra on the GPU

- Linear algebra on the CPU: BLAS, LAPACK
- GPU analogues: CUBLAS, CULA, MAGMA
- CUSPARSE library for sparse matrices
- Use of highly optimized libraries is always better than writing your own code, especially since GPU codes cannot yet be efficiently optimized by compilers to achieve acceptable performance
- Writing efficient GPU code requires special care and understanding the peculiarities of underlying hardware



### CUBLAS

- Implementation of BLAS (Basic Linear Algebra Subprograms) on top of CUDA
- Included with CUDA (hence free)
- Workflow:
  - 1. allocate vectors and matrices in GPU memory
  - 2. fill them with data
  - 3. call sequence of CUBLAS functions
  - 4. transfer results from GPU memory to host
- Helper functions to transfer data to/from GPU provided



### Data layout

- for maximum compatibility with existing Fortran environments, CUBLAS library uses column-major storage and 1-based indexing (C/C++ uses row-major storage and 0-based indexing)
- use macro to convert

#define IDX2F(i,j,ld) (((((j)-1)\*(ld)) + ((i)-1))

• CUBLAS library can be used by applications written in Fortran, via wrappers




## CUBLAS in CUDA 4.0+


- new API, uses header file cublas\_v2.h
- better suited to multi-thread and multi-GPU cases
- generally improved and simplified

## CUBLAS in CUDA 6.0+

- multiple GPU support cuBLAS-XT
- supports scaling across multiple GPUs connected to same motherboard
- linear performance scaling with number of GPUs
- matrix has to be distributed among the GPU memory spaces



**ARCNET**™





### Error checks

- in following example most error checks were removed for clarity
- each CUBLAS function returns a status object containing information about possible errors
- It's very important these objects to catch errors, via calls like this:

if (status != CUBLAS\_STATUS\_SUCCESS) {
 print diagnostic information and exit}

#### Initialize program

```
/* Includes, system */
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
/* Includes, cuda */
#include <cuda_runtime.h>
#include <cublas_v2.h>
/* Matrix size */
#define N (275)
/* Main */
int main(int argc, char** argv)
{
    cublasStatus_t status;
    float* h_A;
    float* h_B;
    float* h C;
    float* d_A = 0;
    float * d B = 0;
    float* d_C = 0;
    float alpha = 1.0f;
    float beta = 0.0f;
    int n^2 = N * N;
    int i;
    cublasHandle_t handle;
    /* Initialize CUBLAS */
    status = cublasCreate(&handle);
```

Drin

A R C N E T

## Allocate and initialize memory on CPU/GPU

```
/* Allocate host memory for the matrices */
  h_A = (float*)malloc(n2 * sizeof(h_A[0]));
  h B = (float*)malloc(n2 * sizeof(h B[0]));
  /* Fill the matrices with test data */
  for (i = 0; i < n2; i++) {</pre>
      h A[i] = rand() / (float)RAND MAX;
      h B[i] = rand() / (float)RAND MAX;
 }
  /* Allocate device memory for the matrices */
  if (cudaMalloc((void**)&d_A, n2 * sizeof(d_A[0])) != cudaSuccess) {
      fprintf (stderr, "!!!! device memory allocation error (allocate A)\n");
      return EXIT FAILURE;
  }
  if (cudaMalloc((void**)&d_B, n2 * sizeof(d_B[0])) != cudaSuccess) {
      fprintf (stderr, "!!!! device memory allocation error (allocate B)\n");
      return EXIT FAILURE;
  }
  if (cudaMalloc((void**)&d_C, n2 * sizeof(d_C[0])) != cudaSuccess) {
      fprintf (stderr, "!!!! device memory allocation error (allocate C)\n");
      return EXIT FAILURE;
  }
 /* Initialize the device matrices with the host matrices */
  status = cublasSetVector(n2, sizeof(h A[\emptyset]), h A, 1, d A, 1);
  status = cublasSetVector(n2, sizeof(h_B[0]), h_B, 1, d_B, 1);
```

CNET

### Call main CUBLAS function, get result

```
/* Performs operation using cublas */
status = cublasSgemm(handle, CUBLAS_OP_N, CUBLAS_OP_N, N, N, N, N, &alpha, d_A, N, d_B, N,
&beta, d_C, N);
   /* Allocate host memory for reading back the result from device memory */
   h_C = (float*)malloc(n2 * sizeof(h_C[0]));
```

```
/* Read the result back */
status = cublasGetVector(n2, sizeof(h_C[0]), d_C, 1, h_C, 1);
```

H A R C N E T™

#### Cleanup

```
/* Memory clean up */
 free(h_A);
 free(h_B);
 free(h_C);
 if (cudaFree(d A) != cudaSuccess) {
     fprintf (stderr, "!!!! memory free error (A)\n");
     return EXIT_FAILURE;
 }
 if (cudaFree(d_B) != cudaSuccess) {
     fprintf (stderr, "!!!! memory free error (B)\n");
     return EXIT FAILURE;
 }
 if (cudaFree(d C) != cudaSuccess) {
     fprintf (stderr, "!!!! memory free error (C)\n");
     return EXIT_FAILURE;
 }
 /* Shutdown */
 status = cublasDestroy(handle);
 return EXIT_SUCCESS;
```

}

HARCNET<sup>M</sup>

# CUBLAS performance - matrix multiplication

- multiplying single-precision (SP)/double precision (DP) matrices (24576 x 32) and (32 x 24576), result is a (24576 x 24576) matrix
- CPU Intel MKL library (11.3.4) single core and threaded
- CUBLAS library (CUDA 8.0 version)
- GPU timing results with and without memory transfer
- tested on graham P100 Tesla (1 GPU)
- cudaMallocHost used to allocate CPU memory
- NOTE: non-Tesla cards generally offer poor DP performance (DP calculations 10x slower)

NET

## CUBLAS performance - matrix multiplication

	SP time (s)	DP time (s)
CPU - 1 core	1.53	3.07
CPU - 16 core	0.13	0.25
CUBLAS - without memory transfer	0.021	0.025
CUBLAS - with memory transfer	0.43	0.62

**HARC**NET<sup>™</sup>

## CUBLAS performance - matrix multiplication

	SP time (s)	DP time (s)
CPU - 1 core	0.08x	0.08x
CPU - 16 core	1.0x	1.0x
CUBLAS - without memory transfer	6.2x	10.0x
CUBLAS - with memory transfer	0.3x	0.4x

HARCNET"

## (<sup>(i</sup>))=label\_list(iev)=1; = (%)umn) = / SHARCNET

## CUBLAS batching kernels

- allows to execute multiple kernels simultaneously
- can use streams to batch execution of small kernels
- useful for cases where computing many smaller matrices needed

# (物料)=label\_list(+美V) ニュテラ = 「SHARCNET」」

### CUSPARSE

- included with CUDA (free)
- set of basic linear algebra subroutines for handling sparse matrices on top of CUDA
- analogue of CUBLAS, but more basic in functionality



### MAGMA library

- The MAGMA project aims to develop a dense linear algebra library similar to LAPACK but for heterogeneous/hybrid architectures, starting with current "Multicore+GPU" systems.
- <u>http://icl.cs.utk.edu/magma/</u>
- free and open source
- implementations for CPU, NVIDIA GPU, Intel Phi, OpenCL
- check MAGMA documentation for which routines implemented where
- multi-GPU support for certain routines

## MAGMA library at CC systems

- MAGMA is installed as a module on new clusters
- To load: module load cuda/8.0.44 module load magma/2.2.0
- To use the extensive testing suite, compile MAGMA from source. Please ask CC staff for assistance with this.

**HARC**NET<sup>™</sup>


## MAGMA example

```
// Solve dA * dX = dB, where dA and dX are stored in GPU device memory.
// Internally, MAGMA uses a hybrid CPU + GPU algorithm.
void gpu interface( magma int t n, magma int t nrhs )
{
    magmaDoubleComplex *dA=NULL, *dX=NULL;
    magma int t *ipiv=NULL;
    magma_int_t ldda = ((n+31)/32)*32; // round up to multiple of 32 for best GPU performance
    magma_int_t lddx = ldda;
    magma int t info = 0;
    // magma malloc (GPU) routines are type-safe,
    // but you can use cudaMalloc if you prefer.
    magma_zmalloc( &dA, ldda*n );
    magma_zmalloc( &dX, lddx*nrhs );
    magma imalloc cpu( &ipiv, n ); // ipiv always on CPU
    if ( dA == NULL || dX == NULL || ipiv == NULL ) {
        fprintf( stderr, "malloc failed\n" );
        goto cleanup;
    }
    zfill_matrix_gpu( n, n, dA, ldda );
    zfill_rhs_gpu( n, nrhs, dX, lddx );
    magma_zgesv_gpu( n, 1, dA, ldda, ipiv, dX, ldda, &info );
    if ( info != 0 ) {
        fprintf( stderr, "magma_zgesv_gpu failed with info=%d\n", info );
    }
cleanup:
    magma_free( dA );
    magma free( dX );
    magma_free_cpu( ipiv );
}
```



## MAGMA performance

• ZGESV (complex linear system solver) from the testing suite



# **OPTIMIZATION CASE STUDY: MATRIX TRANSPOSE**




#### Matrix transpose

- Write the rows of matrix A as columns of matrix A<sup>T</sup>
- A bandwidth-limited problem
  - most of the time is spent moving data in memory rather than number crunching
- Utilizing the memory architecture effectively tends to be the biggest challenge for GPU algorithms
- Available as one of NVIDIA samples included with CUDA

## Matrix transpose

Drints



300

umn) = / SHARCNET

### The naïve matrix transpose

```
__global__ void transpose_naive(float *odata, float *idata, int width, int height)
{
    int xIndex, yIndex, index_in, index_out;
    xIndex = blockDim.x * blockIdx.x + threadIdx.x;
    yIndex = blockDim.y * blockIdx.y + threadIdx.y;
    if (xIndex < width & yIndex < height)
    {
        index_in = xIndex + width * yIndex;
        index_out = yIndex + height * xIndex;
        odata[index_out] = idata[index_in];
    }
}</pre>
```

#### Performance

HARCNET

- Transposing 8192x8192 matrix of SP floats, using P100 GPU on graham, not counting memory transfers
- Naive implementation 7.51 ms
- CUBLAS cublasSgeam implementation 1.46 ms
- Naive implementation is 5 times slower
- Can we fix this?

# Optimizing access to global memory

- A GPU has a large number of cores with great computational power, but they must be "fed" with data from global memory
- If too little computation done on core relative to memory transfer, then it becomes the bottleneck.
  - most of the time is spent moving data in memory rather than number crunching
  - for many problems this is unavoidable
- Utilizing the memory architecture effectively tends to be the biggest challenge in CUDA-fying algorithms

## GPU memory is high bandwidth/high latency


- A GPU has potentially high bandwidth for data transfer from global memory to cores. However, the latency for this transfer for any individual thread is also high (hundreds of cycles)
- Using many threads, latency can be overcome by hiding it among many threads.
  - group of threads requests some memory, while it is waiting for it to arrive, another group is computing
  - the more threads you have, the better this works
- The pattern of global memory access is also very important, as cache size of the GPU is very limited.

### Global memory access is fast when coalesced

- It is best for adjacent threads belonging to the same warp (group of 32 threads) to be accessing locations adjacent in memory (or as close as possible)
- Good access pattern: thread i accesses global memory array member a[i]
- Inferior access pattern: thread i accesses global memory array member as a[i\*nstride] where nstride >1
- Clearly, random access of memory is a particularly bad paradigm on the GPU

For some problems coalesced access is hard

- Example: matrix transpose
- A bandwidth-limited problem that is dominated by memory access




R C N E T™

HARCNE

orines?

### Naïve matrix transpose (cont.)

Since the matrices are stored as 1D arrays, here's what is actually happening: **SHARC**NET<sup>™</sup>



Can this problem be a avoided?

- Yes, by using a special memory which does not have a penalty when accessed in a non-coalesced way
- On the GPU this is the shared memory
- Shared memory accesses are faster than even coalesced global memory accesses. If accessing same data multiple times, try to put it in shared memory.
- Unfortunately, it is very small (48 KB or 16KB)
- Must be managed by the programmer

# Shared memory

**ERUID** 

- Each multiprocessor has some fast on-chip shared memory
- Threads within a thread block can communicate using the shared memory
- Each thread in a thread block has R/ W access to all of the shared memory allocated to a block
- Threads can synchronize using the intrinsic

Instruction Cache Warp Scheduler Warp Scheduler **Dispatch Unit Dispatch Unit** Register File (32,768 x 32-bit) -LD/ST Core Core Core Core LD/ST SFU LD/ST Core Core Core Core LD/ST LD/ST Core Core Core Core LD/ST SFU LD/ST Core Core Core Core LD/ST LD/ST Core Core Core Core LD/ST SFU LD/ST Core Core Core Core LD/ST LD/ST Core Core Core Core LD/ST SFU LD/ST Core Core Core Core LD/ST

Interconnect Network

64 KB Shared Memory / L1 Cache


**Uniform Cache** 

syncthreads();

Using shared memory

- To coalesce the writes, we will partition the matrix into 32x32 tiles, each processed by a different thread block
- A thread block will temporarily stage its tile in shared memory by copying ti from the input matrix using coalesced reads
- Each tile is then transposed as it is written out to its properly location in the output matrix
- The main difference here is that the tile is written out using coalesced writes

# Optimized matrix transpose Optimized matrix transpose




C N E T<sup>™</sup>

### Optimized matrix transpose (1)

```
global void transpose(float *odata, float *idata,
                          int width, int height)
{
     shared float block[BLOCK DIM][BLOCK DIM];
    unsigned int xIndex, yIndex, index in, index out;
    /* read the matrix tile into shared memory */
    xIndex = blockIdx.x * BLOCK DIM + threadIdx.x;
    vIndex = blockIdx.y * BLOCK DIM + threadIdx.y;
    if ((xIndex < width) && (yIndex < height))</pre>
        index in = yIndex * width + xIndex;
        block[threadIdx.y][threadIdx.x] = idata[index in];
    }
    syncthreads();
    /* write the transposed matrix tile to global memory */
    xIndex = blockIdx.y * BLOCK_DIM + threadIdx.x;
    yIndex = blockIdx.x * BLOCK DIM + threadIdx.y;
    if ((xIndex < height) && (yIndex < width))</pre>
    {
        index out = vIndex * height + xIndex;
        odata[index out] = block[threadIdx.x][threadIdx.y];
    }
}
```


# Optimized matrix transpose (cont.)



The input tile is copied into shared memory row-wise (coalesced reads).

Each row of the input tile becomes a row in the shared memory tile.

# Optimized matrix transpose (cont.)



## One additional complication: bank conflicts

- Not a big concern but something to keep in mind
- Shared memory *bank conflicts* occur when the tile in shared memory is accessed column-wise
- Illustration of the need to really know the hardware when coding for GPU
- Bank conflicts matter only in highly optimized code where other sources of inefficiency have been eliminated

### Shared memory banks

- To facilitate high memory bandwidth, the shared memory on each multiprocessor is organized into equally-sized *banks* which can be accessed simultaneously
- However, if more than one thread tries to access the same bank, the accesses must be serialized, causing delays

   this situation is called a *bank conflict*
- The banks are organized such that consecutive 32-bit words are assigned to consecutive banks

# Shared memory banks (cont.)

• There are 32 banks, thus:

bank# = address % 32

• The number of shared memory banks is equal to warp size

H A R C N E T™

# Bank conflict solution

• In the matrix transpose example, bank conflicts occur when the shared memory is accessed column-wise as the tile is being written

**HARC**NET<sup>™</sup>

- The threads in each warp access addresses which are offset from each other by BLOCK\_DIM elements (with BLOCK\_DIM = 32)
- Given 32 shared memory banks, that means that all accesses hit the same bank!

# Bank conflict solution

- The solution is surprisingly simple instead of allocating a BLOCK\_DIM × BLOCK\_DIM shared memory tile, we allocate a BLOCK\_DIM × (BLOCK\_DIM+1) tile
- The extra padding breaks the pattern and forces concurrent threads to access different banks of shared memory
  - the columns are no longer aligned on 32-word offsets
  - no additional changes to the device code are needed

### Optimized matrix transpose (2)

```
__global___void transpose(float *odata, float *idata,
int width, int height)
```

```
shared float block[BLOCK DIM][BLOCK DIM + 1];
unsigned int xIndex, yIndex, index in, index out;
/* read the matrix tile into shared memory */
xIndex = blockIdx.x * BLOCK DIM + threadIdx.x;
yIndex = blockIdx.y * BLOCK_DIM + threadIdx.y;
if ((xIndex < width) && (yIndex < height))</pre>
    index in = yIndex * width + xIndex;
    block[threadIdx.y][threadIdx.x] = idata[index in];
}
syncthreads();
/* write the transposed matrix tile to global memory */
xIndex = blockIdx.y * BLOCK DIM + threadIdx.x;
yIndex = blockIdx.x * BLOCK DIM + threadIdx.y;
if ((xIndex < height) && (yIndex < width))</pre>
{
    index out = yIndex * height + xIndex;
    odata[index out] = block[threadIdx.x][threadIdx.y];
}
```

}

{

### Performance

• Tesla P100 GPU on graham, transpose of 8192x8192 matrix of SP floats

**SHARC**NET<sup>™</sup>

• Averaged over 100 runs:

Size	time (ms)	Speedup
simple memory copy	1.30	—
simple memory copy +shared	1.32	—
naive	7.51	x 1.0
coalesced	1.77	x 4.2
coalesced, bank optimized	1.61	x 4.7
CUBLAS	1.46	x 5.1

– timings don't include data transfers!!!